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Absrract-Digital modulation based on FSK is widely 
used in HF data communication. This is due to 
simplicity in implementation by noncoherent detection 
and robustness due noise and phase synchronization 
error.Hardware based design using FF'GA can reduced 
system size. The proposed modulation integrates holh 
the transmitter and receiver modules into a single 
FPGA. Further reduction in components is achieved hy 
adopting a multiplierless and parallel algorithm at the 
receiver module. This is proven by comparing with 
conventional noncoherent detection algorithm. 
1. INTRODUCTION 
In HF(High Frequency) data communication 
systems[l,2], FSK (Frequency Shift Keying) digital 
modulation is widely used. The simplicity in the 
implementation is the main reason for its popularity. 
Since noncoherent detection is possible, additional 
components such as timing recovery circuits[3] are 
not necessary as required in PSK(Phase Shift 
Keying) modulation. In addition, FSK is robust to 
noise and phase synchronization error that present in  
a HF communication environment to multipath 
fading[4]. Existing implementation utilized DSP 
processor[l,2]. The use of hardware based design 
such as RGA(Field Programmable Gate Array) can 
further miniaturize system size and more features 
into existing systems. The important of FPGA in 
communication system application was described 
in[5,6]. This paper describes the implementation of a 
CPFSK(Con1inuous Phase FSK) modem on the 
FLEXlOK board EPFlOK70RC240. Both transmitter 
and receiver modules are integrated into a single 
FPGA. This is achieved by adopting a multiplierless 
and parallel algorithm at the receiver module 
comparison with conventional noncoherent detection 
demonstrate significant reduction in components. 
' 
11. SIGNAL MODEL 
The received signal is within a hit-duration is given 
as 
y( r )  = ~ ( t )  + w(t)  (1) 
where x(r) is the true signal, and w(t)  is the 
interference due to additive white Gaussian noise 
with zero mean and power 0;. The true signal x ( f )  
is I71 
~ ( t )  = x , ( t )  = Acos2@+ bit '1' 
xo(f)=AcosZnfor bit'O'ro 5 r 5 r 0  +Tb 
(2 )  
where A is the-signal amplitude, fi and fo are the 
frequencies of the signal, ro is any arbitrary time 
instant, and TS is the bit-duration. For simulation 
purposes, the modulation parameters of the signal are 
as follows: subcanier frequencies f, foat 1400 and 
1800 Hz, bit-rate of 100 bits/sec and sampling 
frequency of 8000 Hz. The time and frequency 
domain representation of the signal for transmitting a 
binary sequence '11 10010' is shown in Fig. 3. 
A. Generation Of CPFSK 
A conventional FSK signal can be expressed as 
0-7803-8114-9/03/$17.00 02003 IEElh89 
where h is the modulation index, f,,is the deviation 
frequency, f,is the center frequency and T ,  is the 
hit duration. By assuming that 
Equation (3) can be derived as 
cp ( t )=  nht/T, 
1 =-jl  - - 
2 f  s r s O  
The square wave basis function is chosen to 
eliminate multiplication in the hardware 
implementation, 
111. IMPLEMENTATION METHODOLOGY 
The designed system is divided into 2 major 
parts, which is the transmitter and receiver pan. 
Before the hardware of the system is being design, 
each method is generated and tested using 
MATLAB. 
A. Transmitter 
From Equation (4). CPFSK signal can he produced 
by using 4 different signals with 2 frequencies. 
Consider fc=1200Hz, h= 4 and Tb=l/lOO. The 
the modulation parameters in section 2.0 are 
The transmitter is designed using the digital 
sine-cosine generator[9]. This generator is capable to 
generate both sine and cosine wave which have 
denote the two outputs of a digital sin-cosine 
generator given by 
carrier frequency and modulation index derived from simultaneousl~~ Let s~[nl  and s * [ n l '  
, 
f, = f, - f,/2 = 1200 
s , [ n ] = a s i n ( n e )  
B.  Detection of CPFSK Equation (7) can be express for n=n+l 
In FSK modulation, the binary information is 
represented in frequency mode. This information can 
he extracted by calculating the power spectrum of the 
signal in frequency domain. The peaks of the power 
spectrum occur at, the frequency of the signal. 
Spectrum based detection[S] utilizes the- concept of 
the power spectrum. The BER (bit-error rate) 
performance is slightly lower than the coherent 
detection but phase synchronization is not critical in 
spectrum based detection. The power spectrum can 
he express as 
where x(t )  is the signal and b(rf) is the basis 
function. If a complex sinusoid is used as basis 
function, the resulting spectrum is the Fourier 
spectrum. The hasis function based on the complex 
square wave defined within a period T=Z&is 
Equation (11) and (12) show that sine and cosine 
signal can be generated by using one multiplier, 2 
adders and 2 addsub module depends on type of 
signal. Another adder and shift register are needed to 
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implement CPFSK. The transmitter is implemented 
based on pseudo code shows in Fig 1. 
f f pseudo code to generate CPFSK signal 
far [ n=On<nbit:h++) 
I f f generate cosA & sinA 
addl= sAl[n-ll + sBlln-ll; 
multl=casA*addl: 
sAllnl= multl + Y\Zln-ll: 
sA2lnl= multl - sAl[n-I]: 
/ f generate cosB & sinB 
add2= sA2ln-11 + sB2ln-11: 
multl= cosB * add2 
sBlInl= multl + &In-11: 
sBZlnl= multl - sAlln-11: 
f /xlnl=l/2*cosA'cosBl+-)l/Z'sinAsinB 
multl=l f 2 *sAl[n]*sB llnl; 
add3=mult 1: . .  
multl=1/2 *sA2lnl*sB2lnl: 
x[nl=add3+ multl: 
f /add/suh depends on generating bit '1fO 
I 
Figurel. Pseudo code 10 generate CPFSK signal 
E. Receiver 
Square wave detection is designed and implemented 
as receiver system to optimize implementation of 
hardware such as using ASIC and F'PGA by avoiding 
the use of multipliers. A multiplier is required to 
calculate the signal-hasis function product x(r)b*(rf) 
in Equation (14). If the complex square wave is 
being used as a hasic function, then the 
multiplication function can he done by replacing the 
multiplier with a sign check and compliment module. 
The overall system is generated based on pseudo 
code shows in Fig. 2. 
Preset Counter4 
hit 
/ f pseud? code to detection of CPFSK; 
sumo=o: 
24 1 2 
sum1=0: 
for [ n=On<nbit:n++] 
t 
f / mlnl is hasis function 
f f xlnl is input 
f f for frequency=fO 
if [fOlnl=ll 
i If I xlnlW 
t sumo= sum0 + xlnl:) 
else if [ x[nl<Ol 
I sumo= sum0 - x(nl:l I 
Multiplexer2: 1 
f f fllnl is basis function 
f f xlnl is input 
f f for frequency=fl 
1 0 4 
if[ fllnl=ll 
t if (xlnl>O) 
else if [ xlnl<O) 
t suml= sum1 + x[nl:l 
suml= sum1 - xlnl: I t 
I 
if ("I> sumo ) 
t bit='l' else bit='O I 
Select2 1 
Figure 2. Pseudo code to generate quare wave delection 
N. RESULTS 
Two types of CPFSK modems were designed. Both 
utilized the sine-cosine generator at the transmitter 
module. But the difference is at the receiver module 
where one utilized the conventional noncoherent 
detection and the other the square wave detection. 
Tahlel summarize, the component . list for 
implementing the noncoherent and square wave 
detection. The number of component required to 
implement the square wave detection is 60% less 
compared to the noncoherent detection. This is 
because of the parallel structure and no multiplier is 
used in the detection algorithm 
TABLE I. List of components for square wave and 
noncoherent detection. 
Components 
Shift register 
0 2 
164 hit 
Shift register 119 1 4  1 0  
Register 10 bit 
Register 8 bit 
Multiplexer 
I 
Multiplexer21 I 8 10 1 1  
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V. CONCLUSION 
This paper describes the design of an FSK modem on 
an FPGA. The hardware approach is adopted with 
the objective to miniaturize the system size. Two 
types of modems were developed with different 
detection scheme: conventional noncoherent and 
square wave detection. The square wave detection 
has 60% less components because of the parallel 
structu6 and no multiplier is used in the algorithm. 
Thus, the modem designed with the square wave 
detection can he made smaller. 
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Figure 3. Time and frequency representation of an FSK 
signal. 
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